CUSTOMER:

深圳市鸿光显示有限公司

SPECIFICATION FOR TFT LCD MODULE

CUSTOMER	R MODULE :					
HL MODEL	. : <u>HG010WZ0</u>	03				
■Preliminary S	Specification					
■Final Specific	cation					
Customer Confirmation	column:					
Approved by :	Dept. :	Data :				
Please return one of the copies of the specification with your signature to us within two weeks after you receive this document. If it is not returned, we will assume that you agree to the entire contents of this specification document.						
Designed by	Checked by	Approved by				



REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK
A01	■ INITIAL RELEASE	2023. 04. 03	



CONTENTS

ITEM	PAGE
1. WARRANTY	4
2. FEATURES	4
3. MECHANICAL DATA	5
4. MAXIMUM RATINGS	6
5. ELECTRICAL CHARACTERISTICS	6
5.1 D.C ELECTRICAL CHARACTERISTICS	
5.2 ELECTRO-OPTICAL CHARACTERISTICS	
6. LIFETIME SPECIFICATION	8
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	16
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 INITIAL CODE	
8.4 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	22
10. EXTERNAL DIMENSION	23
11. PACKING SPECIFICATION	24
12. OUTGOING INSPECTION PROVISION	25
13. APPENDIXES	35



1. WARRANTY

Supplier warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Supplier is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored in the original packages at 25°C±5°C, 55%±10%RH or used as the conditions specified in the specifications.

Nevertheless, Supplier is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer.

After the Warranty Period, all repairs or replacements of the products are subject to charge.

2. FEATURES

- Small molecular organic light emitting diode.
- Color: White
- Panel resolution : 128x64
- Driver IC: SSD1315
- Excellent quick response time.
- Extremely thin thickness for best mechanism design: 1.41 mm
- High contrast : 2,000:1
- Wide viewing angle: 160°
- 3/4 wire Serial Peripheral Interface, I 2 C Interface
- Wide range of operating temperature : –40 to 70°C
- Anti-glare polarizer.



3. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128(W) x 64(H)	dot
2	Dot Size	0.15 (W) x 0.155(H)	mm ²
3	Dot Pitch	0.17(W) x 0.175(H)	mm ²
4	Aperture Rate	78	%
5	Active Area	21.74 (W) x 11.18 (H)	mm ²
6	Panel Size	24.74(W) x 16.59(H)	mm ²
7*	Panel Thickness	1.2	mm
8	Module Size	24.74 (W) x58.19(H) x 1.41 (T)	mm ³
9	Diagonal A/A size	0.96	inch
10	Module Weight	1.5±10%	gram

^{*} Panel thickness includes substrate glass, cover glass and UV glue thickness.



4. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V _{DD})	-0.3	4	V	Ta = 25°C	IC maximum rating
Supply Voltage (V _{BAT})	-0.3	6	V	Ta = 25°C	IC maximum rating
Supply Voltage (Vcc)	0	18	V	Ta = 25°C	IC maximum rating
Operating Temp.	-40	70	°C		_
Storage Temp	-40	85	°C		Note (2)

Note:

- (1) Maximum ratings are those values beyond which damages to the OLED module may occur. The OLED functional operation should be restricted to the limits in the section 5. Electrical Characteristics tables.
- (2) The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

5. ELECTRICAL CHARACTERISTICS

5.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT
$V_{\scriptscriptstyle DD}$	Logic Supply Voltage	Ta = 25°C	1.65	-	3.5	V
$V_{\mathtt{BAT}}$	Charge Pump Regulator Supply Voltage	Ta = 25°C	3.5	-	4.5	V
V _{cc}	Operating Voltage (for OLED panel)	Ta = 25°C	7	7.5	_	V
V _{OH}	High Logic Output Level	I _{OUT} = 100uA, 3.3MHz	0.9* V _{DD}	-	_	V
V _{oL}	Low Logic Output Level	I _{OUT} = 100uA, 3.3MHz	_	-	0.1*V _{DD}	V
V _{IH}	High Logic Input Level	_	0.8* V _{DD}	-	_	V
V_{IL}	Low Logic Input Level	_	_	_	0.2*V _{DD}	V



5.2 ELECTRO-OPTICAL CHARACTERISTICS PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current consumption (IBAT) (Charge Pump)	_	28	31	mA	All pixels on (1)
IDD sleep mode current	_	-	10	uA	Sleep mode Current (2)
ICC sleep mode current	_	-	10	uA	Sleep mode Current (2)
Pixel Luminance(Charge Pump)	70	90		cd/m²	Display Average
CIEv (Vallow)	0.24	0.28	0.32		CIE1931
CIEx (Yellow)	0.28	0.32	0.36		CIE1931
Dark Room Contrast	2,000:1				
Viewing Angle	160			degree	
Response Time		10		μS	

(1) Normal mode condition : (Charge Pump)

VBAT = 3.6V

Contrast setting: 0XB0Charge Pump Setting:0x14

Frame rate: 105HzDuty setting: 1/64

(2) Sleep mode condition:

When send 0xae command OLED display off and memory data will be maintained.

(3) Wake up condition:

When send 0xaf command OLED will be turned on.

6. LIFETIME SPECIFICATION

ITEM	MIN	UNIT	Condition	Remark
Life Time	20,000	Hrs	90 cd/m², alternating checkerboard	Note (1)

Note:

(A) Under VBAT = 3.6V (Charge Pump), Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed

to less than 50% of the initial measured luminance.

(1) Setting of 90cd/m²: (Charge Pump)

Contrast setting : 0Xb0Charge Pump Setting:0x14


- Frame rate: 105Hz

- Duty setting: 1/64




7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM





7.3 PIN ASSIGNMENTS

No.	Symbol	Function					
	NC(GND)	Reserved Pin (S	Supporting Pin)				
1	ING(GIND)	The supporting pins can reduce the influences from stresses on the function pins.					
		These pins mus	t be connected t	o external grou	nd.		
2	C2P	Positive Termin	al of the Flying I	Inverting Canaci	itor Negative Te	erminal of the Flying	
3	C2N				_	tween the terminals.	
4	C1P	They must be flo			-		
5	C1N	-					
		Power Supply fo					
6	VBAT	This is the powe				-	
						converter is used. It	
7	NC	should be conne No Connection.	cted to ADD MI	ien the converte	i is not useu.		
1	INC	Ground of Logic	. Circuit				
8	VSS	_		reference for t	ne logic nins. It	t must be connected	
	000	to external grou	-	1 1010101100 101 11	io logio pilis. Il	t mast be connected	
		Power Supply for Logic					
9	VDD	This is a voltage	_	nust be connect	ed to external s	source.	
10	BS0	MCU bus interfa					
		Interface	SPI 4	SPI3	IIC		
11	BS1	BS0	0	1	0		
		BS1	0	0	1		
12	NC	No Connection.					
		Chip Select					
13	CS#	This pin is the c	hip select input.	The chip is ena	bled for MCU (communication only	
		when CS# is pul	led low.				
		Power Reset for Controller and Driver					
14	RES#	This pin is reset signal input. When the pin is low, initialization of the chip is					
		executed.					
		Data/Command		- L ' M/L 1L		Distriction for	
		This pin is Data/Command control pin. When the pin is pulled high, the input at					
		D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the					
15	D/C#	· -	•	•		nals, please refer to	
		the Timing Char		-	o interface sig	griais, picase refer to	
					mode is select	ted, the data at SDIN	
		l -	-			be transferred to the	
	1	1		,			



	command register. In I2C mode, this pin acts as SAO for slave address selection.
NC	No Connection.
D0	When serial interface mode is selected, D2 should be either tied LOW or tied
D1	together with D1 as the serial data input: SDIN, and D0 will be the serial clock
	input: SCLK.
D2	When I 2 C mode is selected, D2, D1 should be tied together and serve as SDA out , SDAin in application and D0 is the serial clock input, SCL.
NC	No Connection.
	Current Reference for Brightness Adjustment
IREF	This pin is segment current reference pin. A resistor should be connected
	between this pin and VSS.
	Voltage Output High Level for COM Signal
VCOMH	This pin is the input pin for the voltage output high level for COM signals. A
	capacitor should be connected between this pin and VSS.
	Power Supply for OEL Panel
VCC	This is the most positive voltage supply pin of the chip. A stabilization capacitor
VOO	should be connected between this pin and VSS when the converter is used. It
	must be connected to external source when the converter is not used.
VI SS	Ground of Analog Circuit
V LOO	This is an analog ground pin. It should be connected to VSS externally.
NC	Reserved Pin (Supporting Pin)
(GND)	The supporting pins can reduce the influences from stresses on the function pins.
	These pins must be connected to external ground.
	D0 D1 D2 NC IREF VCOMH VCC VLSS




7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128 x 64 bits and the RAM is divided into eight pages, from PAGE0 to PAGE7, which are used for monochrome 128x64 dot matrix display, as shown in below figures.

		Row re-mapping
PAGE0 (COM0-COM7)	Page 0	PAGE0 (COM 63-COM56)
PAGE1 (COM8-COM15)	Page 1	PAGEI (COM 55-COM48)
PAGE2 (COM16-COM23)	Page 2	PAGE2 (COM47-COM40)
PAGE3 (COM24-COM31)	Page 3	PAGE3 (COM39-COM32)
PAGE4 (COM32-COM39)	Page 4	PAGE4 (COM31-COM24)
PAGE5 (COM40-COM47)	Page 5	PAGE5 (COM23-COM16)
PAGE6 (COM48–COM55)	Page 6	PAGE6 (COM15-COM8)
PAGE7 (COM56-COM63)	Page 7	PAGE7 (COM 7-COM0)
	SEG0SEG127	
Column re-mapping	SEG127SEG0	

When one data byte is written into GDDRAM, all the rows image data of the same page of the current column are filled (i.e. the whole column (8 bits) pointed by the column address pointer is filled.). Data bit D0 is written into the top row, while data bit D7 is written into bottom row as shown in below figures.



For mechanical flexibility, re–mapping on both Segment and Common outputs can be selected by software.

For vertical shifting of the display, an internal register storing the display start line can be set to control the portion of the RAM data to be mapped to the display (command D3h).





7.5 INTERFACE TIMING CHART

7.5.1 4-Wire Serial Interface Timing Characteristics

$(V_{DD} - V_{SS} =$	1.65V~3.5V.	$T_{\Lambda} = 25^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Uni
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{AS}	Address Setup Time	15	-	-	ns
t _{AH}	Address Hold Time	15	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	20	-		ns
t_{DSW}	Write Data Setup Time	15	-	-	ns
t_{DHW}	Write Data Hold Time	25	-		ns
t _{CLKL}	Clock Low Time	30	-	-	ns
t _{CLKH}	Clock High Time	30	-		ns
t _R	Rise Time	1	-	40	ns
t _F	Fall Time	-	-	40	ns








7.5.2 3-Wire Serial Interface Timing Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	-	ns
t _{CSS}	Chip Select Setup Time	20	-	-	ns
t _{CSH}	Chip Select Hold Time	20	-	-	ns
t _{DSW}	Write Data Setup Time	15	-	-	ns
t _{DHW}	Write Data Hold Time	25	-	-	ns
t _{CLKL}	Clock Low Time	30	-	-	ns
t _{CLKH}	Clock High Time	30	-	-	ns
t _R	Rise Time	-	-	40	ns
tr	Fall Time	-	-	40	ns





7.5.3 IIC Serial Interface Timing Characteristics


Conditions:

$$V_{DD}$$
 - $V_{SS} = V_{DD}$ - $V_{SS} = 1.65 V$ to $3.3 V$ $T_A = 25 ^{\circ} C$

I²C Interface Timing Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
t _{cycle}	Clock Cycle Time	2.5	2	NE:	us
t _{HSTART}	Start condition Hold Time			0.50	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	0	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	300	¥	-	ns
t_{SD}	Data Setup Time		-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start condition)		-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	-		us
t _R	Rise Time for data and clock pin		; -	300	ns
t _F	Fall Time for data and clock pin		-	300	ns
t _{IDLE}	Idle Time before a new transmission can start		-	-	us

I²C interface Timing characteristics




8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

- 1. Power ON VDD
- 2. Wait for ton. Power ON VBAT. (where Minimum ton = 0ms)
- After V_{DD} become stable, wait at least 20ms (t₀), set RES# pin LOW (logic low) for at least 3us (t₁)⁽³⁾ and then HIGH (logic high).
- 4. After set RES# pin LOW (logic low), wait for at least 3us(t₂). Then input commands with below sequence:
 - a. 8Dh for enabling internal charge pump
 - b. AFh for display ON
- 5. SEG/COM will be ON after 100ms (tAF).



Power OFF sequence:

- 1. Send command AEh for display OFF
- 2. Send command 8Dh 10h to disable charge pump
- 3. Power OFF V_{BAT} after t_{OFF}. (1), (2) (Typical t_{OFF} =100ms)
- 4. Power OFF VDD after toff2. (where Minimum toff2 = 0ms(4), Typical toff2=5ms)




Note:

- (1)V_{BAT} should be kept float (i.e. disable) when it is OFF.
- (2) Power Pins (VBAT) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t₁.
- (4)V_{DD} should not be Power OFF before V_{BAT} Power OFF.



8.2 APPLICATION CIRCUIT

8.2.1 This circuit is for 4 wire SPI interface, Charge pump application.



Recommended components:

C5、C6: 4.7uF/25V(Tantalum type) or VISHAY (572D475X0025A2T)


C3、C4: 1uF/16V(0603) C1、C2: 1uF/16V(0603) R1: 620Kohm 1%(0603)

Note: Vbat is also can be set 3.3V and connect VDD together.

For charge pump mode, VCC not need to connect external voltage supplier.



8.2.2 This circuit is for 3 wire SPI interface, Charge pump application.



Recommended components:


C5、C6: 4.7uF/25V(Tantalum type) or VISHAY (572D475X0025A2T)

C3、C4: 1uF/16V(0603) C1、C2: 1uF/16V(0603) R1: 620Kohm 1%(0603)

Note: Vbat is also can be set 3.3V and connect VDD together. For charge pump mode, VCC not need to connect external voltage supplier.



8.2.3 This circuit is for IIC interface, Charge pump application.



Recommended components:

C5、C6: 4.7uF/25V(Tantalum type) or VISHAY (572D475X0025A2T)

C3、C4: 1uF/16V(0603) C1、C2: 1uF/16V(0603)

R2 R3: 10K(0603) (Should be adjusted based on IIC waveform)

R1: 620Kohm 1%(0603)

Note: Vbat is also can be set 3.3V and connect VDD together. For charge pump mode, VCC not need to connect external voltage supplier.



8.3 Initial code

```
void Initial ic(void)
Write_Command(0xAE); //Display Off
Write_Command(0xD5); //SET DISPLAY CLOCK
Write_Command(0x90); //105HZ
Write_Command(0xA8); //Select Multiplex Ratio
Write_Command(0x3F); //Default => 0x3F (1/64 Duty)
Write_Command(0xD3); //Setting Display Offset
Write_Command(0x00); //00H Reset
Write_Command(0x40); //Set Display Start Line
Write_Command(0x8D); //Set Charge Pump
//Write_Command(0x10); //Disable Charge Pump
Write_command(0x14); //Enable Charge Pump
Write_command(0xAD); // Internal IREF Setting
Write_command(0x20); // Disable internal IREF
//Write_command(0x30); // Enable internal IREF
Write_Command(0xA1); //Set Segment Re-Map Default
Write_Command(0xC8); //Set COM Output Scan Direction
Write_Command(0xDA); //Set COM Hardware Configuration
Write_Command(0x12); //Alternative COM Pin
Write_Command(0x81); //Set Contrast Control
Write_Command(0XB0);
Write_Command(0xD9); //Set Pre-Charge period
Write_Command(0x22);
Write Command(0xDB); //Set Deselect Vcomh level
```

```
Write_Command(0x30);
Write_Command(0xA4); //Entire Display ON
Write_Command(0xA6); //Set Normal Display
Clear_Ram();
Write_Command(0xAF); //Display ON
void Clear_Ram (void)
{
int i,j;
for(i=0;i<8;i++)
{
Write_Command (0xb0+i); //Set Page
Write_Command (0x00); //Lower Column Address
Write_Command (0x10); //Higher Column Address
for(j=0;j<128;j++)
{
data_out(0x00);
}
8.4 COMMAND TABLE
```

Refer to IC Spec.: SSD1315



9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	80°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	60°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~80°C (-40°C /30min; transit /3min; 80°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence: 1 angle \ 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability.
- 2. The degradation of Polarizer are ignored for item 1, 3 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.


10. EXTERNAL DIMENSION





11. PACKING SPECIFICATION

Item			Quantity		
Module		840 per Primary Box			
Module		3360	per Carton Box		
Module		56	per Tray		
Holding Trays	(A)	15	per Primary Box		
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)		
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)		



12. OUTGOING INSPECTION PROVISION

1. 抽样方法 / SAMPLING METHOD

- (1) MIL-STD-1916 / 验证水平 level III / 正常检验 / 单次样品检验 MIL-STD-1916 / inspection level III / normal inspection / single sample inspection
- (2) 主要缺陷 Level III; 次要缺陷 Level II Major Level III; Minor Level II

		MIL-ST	D-1916	樣本代字	型期服表		
싸무			驗證	水準()	/L)		
批量	VII	VI	V	IV	III	II	I
2~170	A	Α	Α	A	A	Α	A
$171 \sim 288$	A	Α	Α	A	A	A	В
289 ~ 544	A	A	A	A	A	В	C
545 ~ 960	Α	Α	Α	A	В	С	D
961 ~ 1632	Α	Α	Α	В	C	D	Е
$1633 \sim 3072$	A	Α	В	C	D	E	Е
3073 ~ 5440	A	В	С	D	Е	Е	Е
5441~9216	В	С	D	E	Е	E	Е
9217 ~ 17408	С	D	E	Е	Е	Е	E
$17409 \sim 30720$	D	E	Е	Е	Е	E	Е
≥ 30721	E	E	Е	Е	Е	E	Е

样本	验 证 水 平 (VL)							
代字	Т	VII	VI	٧	IV	Ш	II	
(CL)	样本大小							
Α	3072	1280	512	192	80	32	12	5
В	4096	1536	640	256	96	40	16	6
С	5120	2048	768	320	128	48	20	8
D	6144	2560	1024	384	160	64	24	10
E	8192	3072	1280	512	192	80	32	12



2. 检验条件 / INSPECTION CONDITION

检查和测量在下列条件下进行的,除非另有规定。

The inspection and meaurement are performed under the following conditions, unless otherwise specified.

温度 / Temperature: 25±5°C 湿度 / Humidity: 50±10%R.H.

压力 / Pressure: 860~1060hPa (mbar)

检验员拿的面板和眼睛之间的距离 / Distance between the panel and eyes of

the inspector≥30cm



3. 质量检验规格 / SPECIFICATION FOR QUALITY CHECK

3.1 缺陷分类 / DEFECT CLASSIFICATION

严重度	检验项目	缺陷	备注
Severity	Inspection Item	Defect	Remark
主要缺陷	1. 面板	(1) 无显示	
Major	Panel	Non-displaying	
Defect		(2) 线缺陷	
		Line defects	
		(3) 故障	
		Malfunction	
		(4) 玻璃破损	
		Glass cracked	
	2. 软板	(1) 软板尺寸超规	不 能 组 装
	Film	Film dimension out of	Can not be
		specification	assembled
	3. 尺寸	(1) 外形尺寸超规	
	Dimension	Outline dimension out of	
		specification	
次要缺陷	1. 面板	(1) 玻璃刮伤	
Minor	Panel	Glass scratch	
Defect		(2) 玻璃切割异常	
		Glass cutting NG	
		(3) 玻璃崩边、崩角	
		Glass chip	
	2. 偏光板	(1) 偏光板刮伤	
	Polarizer	Polarizer scratch	
		(2) 表面污渍	外观缺陷
		Stains on surface	Appearance
		(3) 偏光板气泡	defect
	_ H =	Polarizer bubbles	
	3. 显示	(1) 暗点、亮点、脏污 	
	Displaying	Dim spot、Bright spot、dust	
	4. 软板	(1) 损伤	
	Film	Damage	
		(2) 异物	
		Foreign material	



3.2 出货规格 / OUTGOING SPECIFICATION

3.2 щ	×// © /	d of Echilcation	∆ ılh			
项目	描述	标 准	允收业			
Item	Description	Criterion	水平			
. #:			AQL			
I. 面板	1. 玻璃刮伤	寬/Width 長/Length 容許個數	次要			
Panel	Glass scratch	寬 / Width	Minor			
		W L pieces				
		permitted				
		W≦0.03 忽略 忽略				
		Ignore Ignore				
		$0.03 < W \le 0.05$ L ≤ 1 1				
		0.05 < W 無				
		None				
		顯示區外 忽略 lgnore				
		boyona / t./ t.				
	2. 玻璃破损	(1) 裂纹 / Crack				
	Glass crack	扩展裂纹是不能接受的。	主要 Major			
		Propagation crack is not acceptable.				
		3				
		~				
	3. 玻璃崩边、崩角	Symbols Define:	次要			
	Glass chip	x: Chip length y: Chip width z: Chip thickness	Minor			
	Giass simp	k: Seal width t: Glass thickness a: OLED side length				
		L: Electrode pad length:				
		3.1 General glass chip :				
		3.1.1 Chip on panel surface and crack between				
		panels:				
		we keep and the second				
		The state of the s				



項目 Item I. 面板 Panel	描述 Description 3. 玻璃崩边、崩角 Glass chip	下准 Criterion Z: Chip thickness	允水 AQL 次 Minor
	4. 尺寸 Dimension	of each chip. 请参阅图纸的规范。 Refer to the drawing of the spec	主要 Major
II. 偏光板 Polarizer	1. 刮 伤 Scratch	点状按照"项目 II-3 偏光板气泡"的标准。 Spot type in accordance with the criteria of "Item II-3. Polarizer bubble". 线状按照"项目 I-1 玻璃刮伤"的标准。 Line type in accordance with the criteria of "Item I-1. Glass scratch".	次要 Minor



2. 表面	面污渍 割	表面污渍 无法 用软布或	1. 类似的清洁物轻轻排	察拭 次要		
Stai	ns on surface	去除。		Minor		
	S	Stains cannot be remove	htly			
	W	vith a soft cloth or simila				
3. 偏分	光板气泡 💮	(mm)				
Pola	arizer bubble	尺寸	容许个数	Minor		
		Size	number of			
		3126	pieces permitted			
		Φ ≦ 0.2	忽略			
			Ignore			
		0.2 < Φ ≦ 0.5	3			
		0.5 < Φ ≦1	2			
		1 < Ф	0			
		Total qty	3			
		显示区外	忽略			
		beyond A.A.	Ignore			

			ムル			
项目	描述	标 准	允收			
Item	Description	Criterion	水 平			
110111	Bootiption	Onto non	AQL			
III. 显示	1. 耗电	该模块的工作电流消耗不应超出产品规格书的	主要			
Displaying	Power	规范。	Major			
	consumption	The module operating current consumption should				
		not go beyond the standard indicated in Product				
		Specification				
	2. 像素尺寸	显示像素的尺寸的公差应规格的±25%之内。	次要			
	Pixel size	The tolerance of display pixel dimension should be	Minor			
		within ±25% of specification.				
	3. 颜色	依据产品规格。	主要			
	Color	Refer to the product specification.				
	4. 亮度	依据产品规格。	主要			
	Luminance	Refer to the product specification.	Major			
	5. 暗点、亮点 、	1. SIZE Acceptable Q	次要			
	脏污	TY	Minor			
	Dimming spot	Φ≤0.10 Accept no dense				
		0.10< 2				
	Lighting spot \	Φ≦0.20 0.20< 1				
	Dust	Φ≦0.25				
		0.25<Ф 0				




D=(长 边 直 径 + 短 边 直 径)/2	
D=(long diameter + short diameter)/2	
像 素 暗 点 是 不 允 许 。	
Pixel off is not allowed.	




项目 Item III.显示 Displaying	描述 Description 5. 暗点、亮点、脏污 Dimming spot、Lighting spot、	友性 Criterion 2.	允 收 水平 AQL 次 要 Minor
IV. 软板 Film	Dust 1. 尺寸 Dimension 2. 损伤	The state of the	主要 Major 次要
	Damage	不能接受的。 Crack; deep scratch; deep fold; deep pressure mark or other damage is not acceptable.	Minor
	3. 异物 Foreign material	导电异物附着在导线,软板和玻璃之间的异物是不能接受的。 Conductive foreign material sticking to the leads, foreign material between film and glass are not acceptable.	次要 Minor
V. 功能 Function	1. 无 显 Nodisplay		Major









13. APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.


B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.

Figure 2 Response time



D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-670, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEWING ANGLE

WESTAR CORPORATION FPM-510





C. ESD ON AIR DISCHARGE MODE





APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

1. When handling the module, wear powder-free anti static rubber finger cots/ anti-static clothing, anti-static gloves, antistatic wrist strap and anti-static shoes


The environment should dispose the static elimination blower, anti-static pad, anti-static chair, and anti-static floor. The humidity maintains usually more than 40%




2. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).

The humidity maintains usually more than 40%





3. The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.






4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.



- 5. Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.



7. Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.











8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).




9. Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






Use finger to insert COF /FPC into the connector when assembling the panel. Please refer to the photo.



COF: Use both thumbs




- 10. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 11. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 12. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering, and also avoid the high temperature to damage the Organic light-emitting materials.





- 13. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 14. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 15. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - 1. Use pulse heated bonding tool equipment
 - 2. Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.S
 - 3. Bonding Force:—4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism···etc., the soldering conditions must be adequately tuned.



- ii. TAB Lead- free soldering wire process
 - In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5°C at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 °C, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism···etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380°C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure


To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 13. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.



4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

6. Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on.



Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following four strategies to minimize image sticking.


- 1. Employ image scrolling or animation to even out the lit—on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- 2. <u>Minimize the use of all-pixels-on or full white background</u> in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays.
- 3. Avoid displaying the characters or menu with high brightness level in a fix position for a long time or repeatedly. If necessary, using the auto fadeout technology.
- 4. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn—on time between the original and its reverse patterns.








Scrolling example



Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.



Precautions for Storage and Reliability Test

1. Storage

Store the packed cartons or packages at 25°C±5°C, 55%±10%RH. Do not store the OLED module under direct sunlight or UV light. For best panel performance, unpack the cartons and start the production of the panels within six months after the reception of them.

2. Reliability Test

Supplier only guarantees the reliability of the OLEDs under the test conditions and durations listed in the specification.